ABSTRACT This paper proposes the advection-diffusion equation for modeling the bipolar memristor. The model identifies limiters to switching speed, reproduces general experimental results including those relating temperature dependence of I -V curves, and abstracts the contemporary dual variable resistor model. The model also reveals implicit complex resistors that cause the fleeting negative resistance characteristic in the memristor, as observed by Chua. Elegant closed-form solutions with remarkable scope are produced even under simplified modeling conditions. Numerical methods verify the closed form model. The proposed model uniquely derives all memristive behavior from a single governing advection-diffusion equation and bridges the vacancy and circuit domain abstractions.
I. INTRODUCTION
Memristive dynamics in chemicals has been reported in experimental literature from the late 1960s [1] . The mathematics behind the memristor was presented by Chua in 1971 [2] . It was manufactured by HewlettPackard (HP) in 2008 accompanied by two important papers that are ubiquitously referenced in citations [3] , [4] . The name memristor is an abbreviation for memory resistor. The memristor is a two-terminal resistor that retains memory of the last known resistance prior to removal of the programming stimulus. Physically the device consists of two metal plates with a chemical sandwich that has mobile ions and vacancies. The vacancies are also referred to as defects. While there are a variety of chemicals that can provide ions and vacancies, a recurring choice among experimentalists is titanium dioxide (TiO 2 ). With titanium dioxide, some of the TiO 2 can lose a positively charged oxygen ion [5] , leaving behind the negatively charged TiO, containing the vacancy due to the missing oxygen. Fig.1 presents a sketch showing how vacancies are anticipated to evolve in a vacancy migration bipolar memristor. The y axis is the concentration of vacancies. Distributing the vacancies rather evenly throughout the volume of the device as in Fig. 1(a) makes the memristor exhibit low-resistance. The device exhibits a high resistance when the vacancies accumulate to the positive (or any) endplate as in Fig 1(b) . Choosing the right chemical species can make it possible to integrate the device into a CMOS substrate. In general, and without considerations of any high electric field induced breakdown, the memristor would seem very amenable to device length scaling.
The possibility of integration with CMOS technologies and dimension scalability make them good candidates for use as high-density memory elements, where the low and high resistance states can represent binary data. Current conduction in the memory resistor is always electronic and the vacancy concentration serves to modulate the conductivity (or resistance) in a volume of the device. Vacancy mobility is therefore a key component that determines switching speed. Resistance depends on how the vacancy concentration evolves with time, in the presence of an applied programming voltage. A rudimentary logical AND circuit is demonstrated in [6] . Device size scalability and the fact that memristive phenomenon is closely linked to synaptic function may prove beneficial in implementing artificial intelligence [7] . Memristors have also been demonstrated in R-L-C circuits to alter the startup transient, without impacting the final steady state response [8] . In general, memory resistors find modern and relevant applications in both the digital and analog domain.
Unambiguous variables, computability and equation clarity are necessary for a model to be amenable to meaningful examination. Portability to a SPICE like circuit design environment further allows circuit designers to investigate circuit networks using memristors. This paper studies the variable coefficient advection equation to assess its candidacy as an elegant, computable, scalable and portable compact model. The model extends the reach of the contemporary memristor circuit models, while reproducing known theoretical and experimental results with enhancements that address known non-linear behavior that are currently addressed through fitting-variables and window functions.
While there are memristive, memductive and memcapacitive systems, this paper applies the proposed advectiondiffusion model (ADM) only to bipolar memory resistors to keep the discussion focused. The ADM is most compelling as it reveals the elements of the popular, contemporary dual variable resistor circuit model. It is also shown to conform to Chua's equations for a general memristive system.
II. LITERATURE SURVEY
The scope of memristor literature has expanded remarkably following the fabrication work by Williams [4] . Within the modeling and circuit design category, one will find theoretical and experimental papers. Most of the theoretical modeling or circuit implementations derive from Strukov et. al.'s dual variable resistor (DVR) model [3] . Strukov and Williams' are the two contemporary papers that introduce the idea of the memristor being DVRs with a low (R LO ) and high (R HI ) resistance. These two papers are the fountainhead for very many other contributions by various authors.
Joglekar and Wolf [8] mathematically address the moving boundary between the low and high resistance regions, device resistance and non-linear dopant drift toward the end plates. Non-linear drift is tackled using window functions that have a tuning knob (variable) to help adjust the vacancy velocity toward the end-plates. Their paper has some explorations of circuits using memristors.
Biolek et al. [9] take the basic model from [3] , discuss the implications of nonlinear dopant drift from [3] , [8] and suggest enhancements to the window-function. They also present a compact SPICE model. Kim et al. [10] present a memristor emulator circuit built using discrete components. The paper is co-authored with and based on Chua's work on the memristor and has an extensive repertoire of I-V curves generated with the emulator.
Nardi et al. [11] take a unique approach with the vacancy dynamics modeled with a combination of transport, steady state Fourier, Arrhenius and Einstein relations, followed by a numerical solution. The two-part paper has experimental results in Part-I, which are then compared to the results of the numerical model from Part-II, with some success over the few current-voltage (I-V) curves under consideration. Nardi et.al may be the first paper that has attempted a modeling technique that reaches into the vacancy domain, instead of starting with the DVR circuit abstraction.
The material in this paper is similar to Nardi et al. [11] because it seeks a solution that is independent of the DVR model and bridges the vacancy and circuit levels of abstraction. This paper is different from [11] in that the proposed model in the form of a single partial differential equation (PDE) is solved analytically, to yield unambiguously computable equations for vacancy and circuit dynamics as a function of location x within the device, and time t.
This work is an enhancement to [12] . This paper explains the derivation in detail and has exhaustive review of switching time limiters (IV-D). This work contains new material on the influence of temperature on switching time and resistance/current-voltage curves (IV-G), numerical verification (IV-H, IV-I), a method for shelf-life analysis (IV-J) and SPICE modeling (V). The appendix explores relationships between various velocity terms in the PDE (A) in detail, and provides insight into many of the symbolic computations.
III. GOVERNING EQUATION AND SOLUTION
From the seminal references in Section II, it is clear that the established idea is that vacancy concentration in a memristor evolves (migrates) when subjected to a programming voltage. The central idea of ''evolution of vacancy concentration'' suggests that some form of a transport (or wave) equation should be able to describe the phenomenon. Recall that the one-dimensional wave equation [6] and [8] will be needed to manage the non-linearity. The next candidate is a variable coefficient advection equation, where the coefficient is the spatial-location and time dependent concentration evolution velocity.
A. FRAMEWORK Nardi's [11] experimental work shows that resistance did not depend significantly on the device area. Since the general memristor is a vertical Metal Insulator Metal (MIM) stack and the top-plate contacts the ambient, this data is taken to indicate that there is minimal or zero ingress/egress of vacancies from within the device boundaries. Taking into consideration the ''bubbles in glass'' analogy from [4] and the similar bow-tie empirical I-V data from many sources it may be inferred that vacancies are drifting [3] , [4] and accumulating toward the attracting endplate, with an accumulation boundary [8] that separates the region with lots of vacancies and the region without very many vacancies. The aforesaid ideas and references are concisely stated as follows to become the framework for this model.
(i) Predominantly non-linear drift [8] , [13] in the presence of an applied voltage causes vacancies to accumulate [3] , [4] to one end-plate, to a maximum normalized concentration of unity. Vacancies simultaneously dissipate at the opposite endplate to a minimum normalized concentration of zero. This is modeled with a particular solution to the advectiondiffusion equation.
(ii) Variables that appear in the model, such as mobility can be functions of temperature or spatial location allowing for thermal effects to be modeled.
(iii) A symbolic, closed form solution is the primary objective of this study. The author shows that such a model with significant scope can be derived by ignoring diffusion and generation-recombination (GR) effects. The inclusion of diffusion, GR, irregular potential gradients and mobility variations within the volume of the device etc. will naturally require numerical methods.
The first-line objective of this study is to take the memristor into the realm of a convincing closed-form model so that its rich electrical characteristics can be easily understood and meaningfully applied in circuits. Later in this this paper, we will look at the advection-diffusion equation with generationrecombination to see its suitability for modeling memristance.
B. MODEL
The proposed model assumes that vacancies are initially distributed between the end plates with a normalized concentration of α in Fig. 1(a) .
Traditional papers consider the accumulation boundary to be a rigid barrier that separates the region with a high concentration of vacancies from the region with sparse vacancies. This paper refines the notion of accumulation boundary to be that point where the normalized vacancy concentration equals the original distributed normalized concentration α as shown by the red dot in Fig.1(b) .
Unlike in [8] the accumulation boundary cannot reach the device ends because the vacancies must occupy a nonzero ''depth'' in the device when they have accumulated to either side. Fig. 1 (c) through (e) sketch the travel of the accumulation boundary. Notice that at time zero, the accumulation boundary is at infinity. A successful model will exhibit inherent nonlinearity in the travel of x b (t) or it's normalized n b (t); which is equivalent to w in contemporary references [3] .
C. GOVERNING EQUATION
Having identified the common thread of vacancy drift and conservation from literature, the governing PDE is introduced without diffusion and generation-recombination as,
is the normalized concentration at a point inside the memristor. The coefficient ϑ of u x is the variable, yet-to-be-determined velocity ϑ (x, t) that will represent the ''non-linear dopant (concentration) drift'' [3] , [8] , [13] inside the confines of the system.
D. SOLUTION
A solution to (1) for a DC programming voltage is,
where,
Given that the memory resistor is also viewed as a flux controlled device, where flux is the time-integral of the voltage, the solution can be rephrased in terms of flux and simultaneously normalized as,
where, a is the constant coefficient, f 0 is the natural frequency of the device, φ is the flux (Vt) also (2) is one of few that apply for all n and t.
E. DIMENSIONALITY
The solution is expected to evaluate to a dimensionless quantity because u(x, t) is the normalized vacancy concentration.
Recall that a is a unit-less constant related to concentration. VOLUME 4, 2016
F. INITIAL CONDITION
The initial vacancy concentration condition has been assumed in this model to be the low resistance state, with vacancies distributed evenly throughout the device. This can be tested by substituting t = 0 in (2).
The above can be used to calculate a by equating to the distributed initial concentration α. Upon solving, the solution is a = (1 − α)/α, where the normalized concentration α can range 0 < α ≤ 1.
Substituting a = (1 − α)/α back into (5), we obtain the initial condition (IC) u (x, 0) = α, as expected.
G. BOUNDARY CONDITIONS
The boundary conditions (BC) are now evaluated at t → ∞. Assuming the vacancies are accumulating to the right side, we observe that on the left side, (x − x b (t)) < 0, therefore,
Similarly for the right side BC,
The boundary conditions evaluated at a time much greater than the time-constant of the device are clearly satisfied.
H. VACANCY CONSERVATION
The model assumed that vacancies are conserved. We check this by integrating the solution over the length of the device for a specific timet. 
IV. MODEL MANIPULATIONS
In this section, the model is reviewed in detail and known memristive characteristics are replicated and contrasted with other published models. All figures in this section are generated with (L, µ, f 0 , V , R 0 ) = 1, α = 0.2, and p = 0.99.
Simple algebraic manipulation of the advection equation shows that ϑ (x, t) = − u t u x . Differentiating (2) and substituting back into (1),
It can be proved unambiguously from Newtons' Laws of Motion, that (9) is the equivalent of the average velocity of the concentration (advection) wave. Please see Appendix (A).
B. ACCUMULATION BOUNDARY x b (t )
Meuffels and Soni [14] present a compelling argument against the rigid boundary in [3] . This model has an accumulation boundary x b (t) that is defined to be the location with a concentration equal to the initial distribution of vacancies. It is possible to solve for x b (t) by observing that the integral of u(x, t) over the device length must equal the volume of the memristor multiplied by the original even-distribution of vacancies. A plot of (10) in Fig. 3 shows that the normalized accumulation boundary transitions from near the center of the device at time zero, toward the one or the other end. The plot used device ends defined as 0 ≤ n ≤ 1; therefore the device center is at (t, x) = (0, 1/2). There is no accumulation boundary at time t → 0 because there is no boundary when the vacancies are evenly distributed. Starting with (2), designate the resistance at a point within the device to be,
R 0 represents the resistance of a material with zero vacancies. The positional r(x, t) is intended to be maximum when u(x, t) is unity. The variable p is a knob that allows tuning the model for a situation where vacancy concentration may never reach its ideal maximum of unity due to Coulomb or Van der Vaal's forces [13] . Resistance across the two-terminal memristor is given by the integral of (11) or its normalized version over the length of the device.
Integrating as in (12) shows that the total resistance is made up of two complex resistors. The resistors have the form R1 (t) = ±a (t) ∓ jc(t) and R2(t) = ∓b(t) ± jc(t). The total resistance across the memristor is R(t) = R1(t) + R2(t) and the imaginary terms prefixed with j always cancel. Furthermore, R(t) = ±a(t) ∓ b(t) where the positive term being greater, whether it be a(t) or b(t) guarantees that the total resistance is positive.
Consider a case where R1 (t) = a(t) and R2 (t) = −b(t); where we have eliminated the equal and opposite complex term. Numerical calculations confirm that |a (t) | > |b (t) | and that the total resistance is positive. However when b(t) is changing faster, then the overall resistance will be a positive number that is decreasing dynamically; in other words a dynamic negative resistance. Chua addresses this fleeting negative resistor in [15] as a ''phase lag between (voltage) v(t) and (current) i(t) . . .''. The proposed model reveals the implicit dynamic complex resistors that cause the said phase lag. There is no other model that mathematically demonstrates these resistors.
In Fig. 4 the black squares and white dots represent the two complex resistors R1(t) and R2(t) in a polar plot. The black triangles show that the total resistance obtained by the sum of R1(t) and R2(t) is real and evolves nonlinearly with time.
D. SWITCHING TIME τ
The time taken to switch from a low resistance to high resistance will impact the usefulness of the memristor as a switching element. Strukov and Williams [13] estimate a A derivation based on this model is presented in the Appendix (B). The closed form formula for switching time is,
Recall that resistance ratio rr = 1−α 1−pu(x,t) . It is then possible to simplify (15) 
Consider the following special cases. When there are no vacancies, the transition time should be infinity because there can be no change in resistance.
When the initial concentration is unity suggesting a saturated state, the transition time should have a magnitude of infinity because the device is already in its switched state.
The negative sign indicates that the device is ''already'' in its high resistance state. Now consider the case where the packing factor p takes on extreme values. When p = 0, the vacancies are sparsely VOLUME 4, 2016 packed, resulting in a meaningless τ . The negative sign indicates that the device is already in its final state.
When p = 1, the vacancies are densely packed toward one end, resulting in the equivalent of an infinite rr and an infinite τ .
FIGURE 5. τ (α, p). The switching limit is p = α along the diagonal. The contour numbers are normalized switching time.
All the above results are in line with expectations from the model. The interesting dependence of switching time on packing factor and vacancy concentration is shown in the contour plot of Fig. 5 . For a given packing factor p, increasing the initial vacancy concentration α seems to reduce the switching time. However the range through which switching can occur is also reduced since rr = (1 − α)/(1 − p) when u (x, t) = 1; therefore increasing α is a viable option for designs where there is an excess switching resistance range that can be safely sacrificed to get to a smaller transition time. The contour plot also shows that transitions cease when p = α; which is to say that when the vacancies are finally packed with the same concentration as the initial distribution, the transition time is zero. However it is zero only because rr = 1−α 1−p = 1 implying that the device can no longer switch.
In summary, the switching time is proportional to the square of the device length making device length the more significant contributor to transition time reduction. Vacancy concentration and mobility are inversely proportional to transition time. For a given device length, doubling the mobility and voltage can reduce the transition time to a quarter of the original value. It is possible to settle for a smaller resistance ratio and achieve a smaller transition time by increasing the vacancy concentration. The effect of temperature on switching time is addressed in a subsequent section (IV-G).
E. COMPLIANCE TO A GENERAL MEMRISTIVE SYSTEM
A general memristive system should satisfy two conditions set forth by Chua [2] .
In (21) and (22), V is voltage, i is current, R is resistance, w is the distance of the accumulation boundary from one edge of the device and f (w, i), R(w, i) imply functions of the stated arguments.. Rewrite i = f (q, t) = f (CV , t) where C is capacitance. Assume the constant is unity, then it is possible to rewrite (21) as V = R(w, V , t) and w = f (w, V , t).
From (11) and (12), resistance is R = f (u(x − x b (t), t))dt, where x b (t) ≡ w. Therefore (21) is satisfied. Fig. 3 visually demonstrates that the rate at which the accumulation boundary changes depends on the current location of the said boundary. Therefore (22) is satisfied.
F. CURRENT-VOLTAGE CURVES
The device model is subjected to one cycle of a sinusoid with zero common-mode followed by multiple cycles at a positive non-zero common-mode as in Fig. 6(a) . The flux in Fig. 6(a) is scaled to one-hundredth the actual value to fit in the plot.
The resulting current-voltage I-V curves in Fig. 6 (b) show the expected bow-tie shape, with each subsequent lobe having less current because the device progressively moves into a higher resistance state as a result of the non-zero commonmode component of the sinusoid.
For a frequency of excitation approaching or exceeding the natural frequency of the device, the I-V curve will be a straight line like a regular resistor.
G. TEMPERATURE DEPENDENCE OF RESISTANCE
With a closed form solution, it is now easy to study the effect of temperature on resistance and switching time. The Arrhenius relation suggests the substitution µ → The derivation starts with (11) which is re-written to account for the temperature coefficient T C of the virgin material as r (x, t) = T C R 0 1−p(T )u(x,t) . It is anticipated that the packing factor p will be inversely dependent on temperature. For the purpose of simulation this work arbitrarily set T C = T and p (T ) = 1 T . Fig.7 shows the I-V curves generated for various temperatures, using the sum of (13) and (14) in their temperature dependent form(s). When the temperature is increased as in the green and red traces, the lobe shrinks in the y-direction and elongates in the x-direction as in [5] Fig. 4 . The on-current decreases slightly due to the natural thermal co-efficient of the virgin material, which makes resistance to be proportional to temperature. This behavior is similar to a regular resistor.
The off-state current on the other hand is inversely proportional to temperature unlike a regular resistor because the vacancies are distributed a little less densely than at low temperature. The reduction in on-state current is much less than the increase in off-state current, confirmed by [5] Fig.5 .
The thinning lobes indicate a reduction in the R OFF /R ON ratio [5] . The R OFF /R ON ratio decreases because at any given time, for a given programming voltage, and at the elevated temperature, the on resistance is higher and the off-resistance is lower. R OFF is lower because the vacancies are less densely packed due to thermal vibrations.
The elongation in x at high temperature is caused by the device having a low(er) resistance compared to the lowtemperature state, so the current is higher.
In summary, the off-state exhibits semiconducting behavior where resistance is inversely proportional to temperature, while the on-state exhibits metallic behavior where resistance is proportional to temperature [5] .
The effect of temperature on switching time is similarly re-derived. Starting with (16) and setting inconsequential variables to unity we get τ = −Te
. A plot of this trivial equation shows that switching time is inversely proportional to temperature as published in [16] . Although memristor switching time can improve with higher temperature, the downside is that the resistance ratio is smaller.
H. ELEMENTARY NUMERICAL SOLUTION FOR u(x, t)
It is possible to solve the proposed model numerically to verify the symbolic solution (2). The problem is setup as follows using the initial conditions and boundary conditions found earlier.
The governing PDE is (1), assuming the normalized form u(n, t). The concentration velocity is represented by the normalized form of (9) with the transformations x → n and x b (t) → n b (t). Accumulation boundary which is an argument to (9) is represented by (10) . The derivative of the accumulation boundary is found using any computer algebra system (CAS [17] ). Initial condition is (5). Boundary conditions are defined as functions of (2) with n = 0 for the left end of the device and n = 1 for the right end of the device; all in the normalized form. The CAS related details are in the Appendix(C). Fig. 8 shows the numerical simulation in for u(x, t). At time t = 0, the concentration is uniformly 0.2, which is the initial value used for the computation. As time evolves, vacancies are accumulating toward the far plate. Fig. 9 shows a 3D simulation where a filament grows in response to an applied voltage. The inset of Fig. 9 shows a similar conductive-tip atomic force microscope plot (C-AFM) from [18] .
The numerical solution confirms the validity of the closedform solution and opens the door to accommodating additional nonlinearities and higher-order phenomena such as generation-recombination and diffusion of vacancies.
I. ADVANCED NUMERICAL SOLUTION FOR u(x, t)
So far, the numerical solution was generated for the closed form model having ignored diffusion and VOLUME 4, 2016 generation-recombination (GR). In reality, the accumulation of particles will result in the tendency for these particles to disperse -a form of negative feedback under the stated conditions. We can model this with a diffusion term in the PDE.
While an ideal system may conserve the number of vacancies, it is conceivable that in a practical memristor, the number of vacancies can increase or decrease due to external stimuli such as radiation, temperature, ingress and egress of ions that make up the vacancies.
Resorting to methods from semiconductor device modeling [19] , we can rewrite the enhanced governing equation as follows.
After numerically solving for u, R(t) can be calculated by integrating the numerical solution u(x, t). Fig. 10 compares the result of the symbolic computation using the sum of (13) and (14), with the result obtained by numerically evaluating (23) followed by an integration to find R(t). The results are comparable and demonstrate that accurate models can be built up based on numerical solution of the advection-diffusion PDE.
J. SHELF LIFE ANALYSIS
The author used Fick's second law ∂u ∂t − D ∂ 2 u ∂x 2 = 0 to treat diffusion of vacancies from a programmed high-resistance state into a low resistance state. The vacancies are initially accumulated with some distribution profile similar to a rod that is heated and allowed to cool down with insulated ends. The insulation is treated to be analogous to the requirement of vacancy conservation. Remarkably Fick's law is a subset of (23) suggesting that the two main phases in the life of the memristor could be modeled with just one equation.
The diffusion PDE was solved using Fourier analysis. The solution to the equation is u (x, t)
A plot of the solution in Fig. 11 shows that there is a detectable re-distribution after about two minutes of shelf-life when assuming a value for the diffusion constant of D = 10 −15 cm 2 /s, as read from [20] for lack of a better value. The intention in this short subsection is only to present a method of analysis for the on-the-shelf memristor. At the said diffusivity, the device will likely need refreshing at a low rate of about every two to three minutes, which confirms the idea that a memristor can retain its value for a long time, limited only by vacancy diffusivity. Inserting an appropriate value for diffusivity will produce a reasonable answer that aligns more with the reports of retention times stretching into many years with no change in method of computation.
V. SPICE MODELING
In this section we look into transcribing the memristor equation into a SPICE model to make it accessible to circuit designers.
A. MEMRISTOR EQUATIONS SIMPLIFIED
Equations (13) and (14) are visually formidable although one can easily compute with them or insert them as an equation into SPICE. It is possible however to vastly simplify these equations assuming that the vacancy concentration is small. Please see (VII-D) for the detailed derivation which shows that R (∅) = C − ∅, α 1. It is seen that with C = 1.2 and the flux (arbitrarily) scaled to 3/100, the plots overlay for the most part. We observe that errors accumulate in the region (time > 160s) where resistance has reached it's maximum but the flux term continues to accumulate. However this can be easily remedied in the simple model by preventing flux accumulation after a preset maximum value, by using computational devices such as max(argument). In a true SPICE model, the max() function is automatic when an analog integrator is saturated.
B. SPICE MODELS
Having simplified the resistance equation to be R (∅) = C − ∅, it is easy to see that there are at least two techniques that can used to implement the memristor in SPICE.
A first method can be to simply enter the formula as such into a SPICE block. Unfortunately while it achieves the purpose, it does not tell us anything about the basic building blocks that go into making the memristor.
The second method is to explicitly introduce the integrator and have the integrator output (voltage) be the control for a voltage controlled resistor. This method is similar to [9] , except that the model from this paper does not need any feedback network that implements a window function. Fig. 13 shows two implementations. The memristor is shown as a two terminal (inp, inn) device. An integrator will integrate the difference between the two inputs. The result is summed with an initial condition to produce an analog voltage. In Fig. 13(a) , the analog voltage is applied directly to the gate of a MOSFET that is configured to work as a voltage controlled resistor. Alternatively, Fig. 13(b) shows the analog voltage fed into a Analog to Digital Converter (ADC) which in turn produces digital codes that select some resistors. The simple analog method will need careful design to linearize the MOSFET resistance across the full switching range. To a first order, linearization can be done by using a current source in parallel with a diode connected MOSFET. Additional techniques are however needed to minimize the inevitable nonlinearity toward the ends of the switching range. The designer will also face non-symmetric operation depending on which pin is positive and sensitivity to device variations. The ADC method has the advantage that the accuracy of the memristor is limited only by the number of selector bits and the tolerance of the resistors in the resistor bank.
The proposed model in Fig. 13 is unique (w.r.t. [9] ) in that it compares the voltages between the memristor pins to ensure that integration is done with the correct polarity and yet, the voltage applied to the MOSFET or ADC is the absolute value of the integral. Additionally the actual memristor can be a MOSFET or a bank of resistors.
An alternate circuit modeling is Chua's emulator [10] . That model implements the (less than desirable) ''rigid-boundary'' equations with window functions. The I-V trace from the emulator suffers from two non-linear effects. The lobe in quadrant 1 is visibly larger than the lobe in quadrant 3. Second, the lobe in quadrant 1 has some kind of distrortion toward the origin, similar to that seen in simple Class A-B amplifiers and probably caused by threshold voltage effects.
In summary, this section along with the elucidation in VI-D, shows that the complex memristor equations (13) , (14) can be vastly simplified under reasonable assumptions and implemented in SPICE with well understood building blocks such as the summer, integrator, ADC, voltage controlled resistor and resistor bank.
VI. CONCLUSION
This paper has demonstrated an advection wave memristor model that comfortably abstracts to the dual resistor model, generates closed form solutions for vacancy accumulation boundary location, switching time, resistance and temperature dependence. From a computation and insight perspective, this model enriches the repertoire of contemporary memristor models that currently use series expansions, (assumed) linear dual resistors with window functions, hypergeometric functions etc.
The ADM unifies memristor vacancy migration and circuit abstraction using the advection PDE as the one and only governing equation and proves its validity by reproducing results from diverse reliable references. Newton's first law of motion is,
In (24), v is the final velocity, u is the initial velocity, a is a constant acceleration and t represents time, as is traditional nomenclature. Integrating with respect to time, we get the distance traveled.
Divide (25) by t to get the average velocity.
We rewrite (26) as, 
On the left hand side (LHS) we can map s(t) t = v average , and v (t) = v instantaneous . We can now relate this to (9) by observing that
x−x b (t) t = v average and x b (t) = v instantaneous . The LHS (or ϑ(x, t) from (9)) is then equivalent to the negative of the average velocity less the initial velocity. If the initial velocity is zero, then ϑ(x, t) is just the average velocity in magnitude. The assertion from Section IV (A) is proved.
B. DERIVATION OF SWITCHING TIME τ
Let the low resistance be,
An arbitrary high resistance is represented by,
Dividing (31) by (30) and designating rr = R HI /R LO ,
Substitute for u(x, t) from (2) and make the transformations
Observing that transition implies that the accumulation boundary moves one or the other extreme, make the additional replacements φ = Vt → V τ , n → 1 and
The outermost term is exactly the same as Strukov and Williams' linear approximation from [13] . The inner term reveals a dependence on the resistance ratio and vacancy concentration. These ideas are explored in the main paper.
C. NUMERICAL SOLUTION USING CAS
The numerical solution for the model was found using the following commands specific to Mathematica.
NDSolve[{PDE,IC,BC0,BC1},Method → {''MethodOfLines'', ''SpatialDiscretization'' → {''TensorProductGrid'', ''MinPoints'' → 50}}] PDE implements any subset of (23) and IC implements (5) . Expression BC0 implements (2) for x = 0 (normalized n = 0) and BC1 implements (2) for x = L ( normalized n = 1).
D. SIMPLIFYING THE MEMRISTOR EQUATION
The memristor equations (13) and (14) Therefore, since ln(e R(φ) ) = ln(e C X ±C Y f (φ) ), a simple solution is,
